













DP83815
10/100 Mb/s
Ethernet Controller











MACHZ DEFAULT BOOTSTRAP VALUES - WITHOUT PULL-UPS/PULL-DOWNS






reset regs	value	description
23: BUR enable	1'b0	(BUR Disabled)
22: zfl enable	1'b1	(ZF Logic Enabled)
21: usb test mode enable	1'b0	(No USB Test)
20: back (ext) pci clock source	1'b1	(Use internal source)
19: back pci clk div	1'b0	(Divide sysclk_c by one)
18: front (ins) pci clk div	1'b0	(Divide sysclk_c by one)
17:16 1486 clk mode	2'b11	(3x sysclk_c)
15:13 1486 clk delay	3'b010	(factory default)
12: boot rom width 8/16	1'b1	(8 bit external ISA ROM)
11: int/ext bur	1'b1	(Use internal BUR when Ztag enabled)
10: SIO test mode	1'b0	(Test mode disabled)
09: Third PCI reg/grt enable	1'b0	(Third PCI reg/grt disabled)
08: 486 raw clock disabled	1'b1	(486 raw clock disabled)
07: 486 DLL enabled	1'b1	(486 DLL clock enabled)
06: Derive 32KHz from 48MHz	1'b0	(Using ext 32KHz Crystal)
05: Derive 14MHz from 48MHz	1'b0	(Using ext 14MHz Crystal)
04:0	1'b0	(User defined)

CPU Speed	SA16	SA17
1X	L	L
2X	H	L
3X (default)	H	H
4X	L	H





OPTIONAL PARTS






USB
PORT 1 - BOTTOM
PORT 2 - TOP







FLOPPY DISK
(OPTIONAL)



- 1-ZGPH
- 2-RESETH
- 3-SENSE
- 4-GND
- 5-VCC
- 6-JP1/SA23
- 7-ZLED2
- 8-ZDIN
- 9-SEREN_N
- 10-ZLED_1
- 11-ZACK
- 12-ZCLK
- 13-ZRST
- 14-ZGPH0

ZF Embedded, Inc.		1052 Elwell Court Palo Alto, CA, 94303 (650) 965-3800	
Title KBD, MOUSE, FDD, USB, ZTAG			
Size C	Document nr 170103-02	ZF nr 9400-0048-03-X4	Rev 3.2
Date Thursday, November 09, 2000	Sheet 7 of 15		

RS-232 Transceivers



ZF Embedded, Inc.		1052 Elwell Court Palo Alto, CA, 94303 (650) 965-3800	
Title SERIAL & PARALLEL PORTS, IrDA			
Size C	Document nr 170103-02	ZF nr 9400-0048-03-X4	Rev 3.2
Date: Thursday, November 09, 2000	Sheet 8 of 15		




- USED
PINOUT:
- 1A-1
 - 2A-2
 - 5A-3
 - 1B-4
 - 2B-5
 - 5B-6

TOP:
HEADPHONE OUT



BOT: MIC IN
(MONO)

Locate separate Analog Power and Analog Ground Planes directly on top of one another, without overlapping digital power or ground planes. A 2 to 3 mm gap should exist between the plane pairs, and a single zero ohm resistor or a ferrite bead should link the Digital and Analog Ground Planes as close to the CODEC as possible.









Populate R354,R355 for
Crystal codec




ZF Embedded, Inc.		1052 Elwell Court Palo Alto, CA, 94303 (650) 965-3800	
Title: AUDIO			
Size: C	Document nr: 170103-02	ZF nr: 9400-0048-03-X4	Rev: 3.2
Date: Thursday, November 09, 2000	Sheet: 9 of 15		



ZF Embedded, Inc.		1052 Elwell Court Palo Alto, CA, 94303 (650) 965-3800	
Title: VIDEO CONNECTORS			
Size: C	Document nr: 170103-02	ZF nr: 9400-0048-03-X4	Rev: 3.2
Date: Thursday, November 09, 2000	Sheet: 11 of 15		







Q1 needs a 100 square mm pad area on top of board.
Place same area on bottom of PCB. Connect top and bottom areas with feedthrough holes for heat conduction. Q2 will dissipate 0.5w max under worst case condition.

Place R163 close to Q2





Single point GND

DAA Notes

- 1) There shall be a "copper free" distance of 2.6mm MINIMUM, between circuitry on the left and right side of the dotted line. Also, there must be NO inner planes or copper "pour" in the circuitry to the right of the dotted line.
- 2) U25 and U26 must be close to each other and with C237, C240 and C243 between U25 and U26. The placement puts the caps near to each other and to one ground point. Thus, eliminating ground loop problems.
- 3) The leads of components directly connected to pins 5&6 of U26 need to be close to each other and to U26.
- 4) Connect C238 and C239 together and run single trace to U26, pin1.
- 5) Also Connect the emitter of Q1 back to Pin1 with a single trace. The traces among Q1, Q2 and U26 need to be minimized. Traces can be no longer than 10mm among them. R163 needs to be physically located close to the base of Q1.




ZF Embedded, Inc.		1052 Elwell Court Palo Alto, CA, 94303 (650) 965-3800	
Title	MODEM: DAA		
Size	Document nr	ZF nr	Rev
C	170103-02	9400-0048-03-X4	3.2
Date:	Thursday, November 09, 2000	Sheet	13 of 15






ZF Embedded, Inc.		1052 Elwell Court Palo Alto, CA, 94303 (650) 965-3800	
Title: SYSTEM CLOCKS			
Size: B	Document nr: 170103-02	ZF nr: 9400-0048-03-X4	Rev: 3.2
Date: Thursday, November 09, 2000		Sheet 14 of 15	


POWER IN
12-15V 3A C+



PLACE ON END OF BOARD
CLOSEST TO PSU
CONNECTOR



** USE LP3470xxx-2.93 FOR +/- 10% VCC3V
 ** USE LP3470xxx-3.08 FOR +/- 5% VCC3V
 *** The TRP in milliseconds is 2000 times this capacitor value in microfarads (e.g., apply 0.1uF for 200 ms).



R220:
power sw
R360:
RESET

